Diraq has announced another major milestone on its roadmap to utility scale silicon quantum computers with the publication of its latest work, “Eight Qubit Operation of a 300 mm SiMOS Foundry Fabricated Device,” in Nature Communications.
![]()
The paper reports that quantum bits (qubits) designed and fabricated by imec using the same industry standard process as Diraq’s 2025 Nature breakthrough can now be operated coherently as a linear array several times larger than the original unit cell, with no loss of coherence.
The result becomes crucial as it shows three things very clearly. First, CMOS native manufacturing processes refined over decades by the semiconductor industry and can be used to produce quantum chips that scale reliably.
Second, larger arrays of silicon spin qubits can preserve strong performance on key metrics such as coherence, control quality and architectural scalability for readout, extending what had previously only been demonstrated in smaller, two qubit systems.
Third, maintaining this level of performance as arrays grow suggests that silicon spin qubits are a credible path to commercially useful quantum computers.
On the back of this eight qubit result, Diraq is now pushing toward devices with hundreds of qubits. These efforts sit within a broader roadmap that targets thousands of qubits by 2029 and more than one million by 2031, positioning the company to move from lab scale demonstrations to practical utility scale systems.
Building on a strong foundation
In September 2025, Diraq reported that it had manufactured its patented silicon spin qubit technology on imec’s 300 mm complementary metal oxide semiconductor (CMOS) platform. Those two qubit devices consistently achieved operation fidelities above 99 percent, a critical threshold for implementing reliable quantum error correction.
Demonstrating those devices on a standard semiconductor line showed that Diraq’s qubits are fully compatible with mainstream chip manufacturing. That compatibility is a significant advantage for scalability, cost and deployment.
Following the scaling patterns that drove classical semiconductor progress, CMOS native quantum chips could ultimately integrate millions of qubits each, delivering compact quantum computers suitable for deployment in data centres worldwide and built using existing fabrication facilities.
New product milestone in array scaling
Less than a year after that initial result, the new Nature Communications paper takes the same fabrication strategy and extends it by a factor of four in array size. The qubits, arranged as four pairs, were all successfully tuned and addressed individually, with single qubit coherence times comparable to and at the upper end of the state of the art for this platform.
Scaling the readout architecture for this larger array did not require a significant increase in sensor count, wiring density or thermal load. This favourable scaling behaviour points toward qubit arrays that remain highly compact even as they grow. Where many other qubit technologies have needed entirely new hardware generations to add qubits, this work shows multiplicative scaling on the same wafer technology, and achieved it in under a year.
Crucially, this path to scaling does not demand larger machines. According to Diraq, the
physical footprint of its envisioned utility scale quantum computer will be no larger than the infrastructure required to operate today’s eight qubit device underscoring the promise of silicon based, CMOS native quantum architectures for practical, deployable systems.
Leadership Comment
“This is what an industrial pathway to quantum computing looks like,” said Andrew Dzurak, Founder and CEO of Diraq. “Nine months ago, we showed the world that our silicon qubits could be built reliably in imec’s 300 mm CMOS line. Today, we have scaled the size of the array using exactly the same process, with no compromise in coherence. This is the cadence we need to reach utility scale, and it is the type of cadence we expect to keep.”





